[1] Hisamoto D, Kaga T, Kawamoto Y, et al. A fully depleted lean-channel transistor (DELTA)-a novel vertical ultra-thin SOI MOSFET[C]. International Technical Digest on Electron Devices Meeting. IEEE, 1989, 833-836
[2] Natarajan S, Agostnelli M, Akbar S. A 14 nm logic technology featuring 2nd-generation finfet transistors, air-gapped interconnects, self-aligned doudle patterning and a 0.0588 um2 sram cell size[C]. International Electron Devices Meeting (IEDM), 2014, 71
[3] Cho H J, Oh H S, Nam K J, et al. Si FinFET based 10nm technology with multi Vt gate stack for low power and high performance applications[C]. 2016 IEEE Symposium on VLSI Technology. IEEE, 2016, 1-2
[4] Loubet N, Hook T, Montanini P, et al. Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET[C]. 2017 Symposium on VLSI Technology. IEEE, 2017, T230-T231
[5] Radamson H H,Zhu H,Wu Z,et al. State of the art and future perspectives in advanced CMOS technology[J]. Nanomaterials,2020,10(8):1555 doi: 10.3390/nano10081555
[6] Li J,Li Y,Zhou N,et al. Study of silicon nitride inner spacer formation in process of gate-all-around nano-transistors[J]. Nanomaterials,2020,10(4):793 doi: 10.3390/nano10040793
[7] Holländer B,Buca D,Mantl S,et al. Wet Chemical Etching of Si, Si1− x Ge x, and Ge in HF: H2O2: CH3COOH[J]. Journal of The Electrochemical Society,2010,157(6):H643 doi: 10.1149/1.3382944
[8] Kil Y H,Yang J H,Kang S,et al. Selective chemical wet etching of Si0.8Ge0.2/Si multilayer[J]. JSTS:Journal of Semiconductor Technology and Science,2013,13(6):668−675 doi: 10.5573/JSTS.2013.13.6.668
[9] Cao Zhijun,Zhang Qingzhu,Wu Cinan,et al. Release of stacked nanowires for 5 nm CMOS Node: an experimental study[J]. Chinese Journal Vacuum Science and Technology,2018,38(2):121−126 (曹志军,张青竹,吴次南,等. 面向 5 nm CMOS 技术代堆叠纳米线释放工艺研究[J]. 真空科学与技术学报,2018,38(2):121−126(in chinese) doi: 10.13922/j.cnki.cjovst.2018.02.08 CAO zhijun, ZHANG Qingzhu, WU Cinan, et al. Release of Stacked Nanowires for 5 nm CMOS Node: An Experimental Study[J]. CHINESE JOURNAL VACUUM SCIENCE AND TECHNOLOGY, 2018, 38(2): 121-126 doi: 10.13922/j.cnki.cjovst.2018.02.08
[10] Hartmann J M,Destefanis V,Rabillé G,et al. HCl selective etching of SiGe versus Si in stacks grown on (1 1 0)[J]. Semiconductor science and technology,2010,25(10):105009 doi: 10.1088/0268-1242/25/10/105009
[11] Caubet V,Beylier C,Borel S,et al. Mechanisms of isotropic and selective etching between SiGe and Si[J]. Journal of Vacuum Science & Technology B:Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena,2006,24(6):2748−2754
[12] Donnelly V M,Kornblit A. Plasma etching: Yesterday, today, and tomorrow[J]. Journal of Vacuum Science & Technology A:Vacuum, Surfaces, and Films,2013,31(5):050825
[13] Loubet N, Kal S, Alix C, et al. A novel dry selective etch of SiGe for the enablement of high performance logic stacked gate-all-around nanosheet devices[C]. 2019 IEEE International Electron Devices Meeting (IEDM), 2019, 11.4. 1-11.4. 4
[14] Durfee C,Kal S,Pancharatnam S,et al. Highly Selective SiGe Dry Etch Process for the Enablement of Stacked Nanosheet Gate-All-Around Transistors[J]. ECS Transactions,2021,104(4):217 doi: 10.1149/10404.0217ecst
[15] Li J,Wang W,Li Y,et al. Study of selective isotropic etching Si1−xGex in process of nanowire transistors[J]. Journal of Materials Science:Materials in Electronics,2020,31(1):134−143 doi: 10.1007/s10854-019-02269-x
[16] Borel S,Arvet C,Bilde J,et al. Isotropic etching of SiGe alloys with high selectivity to similar materials[J]. Microelectronic engineering,2004,73:301−305
[17] Kumar A,Lee W H,Wang Y L. Optimizing the Isotropic Etching Nature and Etch Profile of Si, Ge and Si0.8Ge0.2 by Controlling CF4 Atmosphere with Ar and O2 Additives in ICP[J]. IEEE Transactions on Semiconductor Manufacturing,2021,34(2):177−184 doi: 10.1109/TSM.2021.3057100
[18] Lee H W,Choi Y,Shin D,et al. Epitaxial growth of a silicon capping layer to mitigate roughness after the selective chemical etching of Si1-xGex[J]. Thin Solid Films,2020,707:138048 doi: 10.1016/j.tsf.2020.138048
[19] Yin X,Zhu H,Zhao L,et al. Study of Isotropic and Si-Selective Quasi Atomic Layer Etching of Si1− xGex[J]. ECS Journal of Solid State Science and Technology,2020,9(3):034012 doi: 10.1149/2162-8777/ab80ae
[20] Chang W Y, Chu C L, Luo G L, et al. Investigation on selectively etched SiGe and Si surface for Gate-All-Around CMOS devices fabrication[C]. 2022 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA). IEEE, 2022, 1-2